Paul Jespers The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits 9781461425052

Варианты приобретения

Цена: 121110.00T
Кол-во:
Наличие: Поставка под заказ. Есть в наличии на складе поставщика.
Склад Америка: 103 шт.
При оформлении заказа до: 2025-07-28
Ориентировочная дата поставки: Август-начало Сентября
При условии наличия книги у поставщика.

Добавить в корзину

в Мои желания

Автор: Paul Jespers
Название: The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits
ISBN: 9781461425052
Издательство: Springer
Классификация: ISBN-10: 1461425050
Обложка/Формат: Paperback
Страницы: 171
Вес: 0.27 кг.
Дата издания: 03.05.2012
Серия: Analog Circuits and Signal Processing
Язык: English
Размер: 234 x 156 x 10
Основная тема: Engineering
Подзаголовок: The semi-empirical and compact model approaches
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Германии
Описание:

IC designers appraise currently MOS transistor geometries and currents to compromise objectives like gain-bandwidth, slew-rate, dynamic range, noise, non-linear distortion, etc. Making optimal choices is a difficult task. How to minimize for instance the power consumption of an operational amplifier without too much penalty regarding area while keeping the gain-bandwidth unaffected in the same time? Moderate inversion yields high gains, but the concomitant area increase adds parasitics that restrict bandwidth. Which methodology to use in order to come across the best compromise(s)? Is synthesis a mixture of design experience combined with cut and tries or is it a constrained multivariate optimization problem, or a mixture? Optimization algorithms are attractive from a system perspective of course, but what about low-voltage low-power circuits, requiring a more physical approach? The connections amid transistor physics and circuits are intricate and their interactions not always easy to describe in terms of existing software packages.

The gm/ID synthesis methodology is adapted to CMOS analog circuits for the transconductance over drain current ratio combines most of the ingredients needed in order to determine transistors sizes and DC currents.

The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits, Paul Jespers