Контакты/Проезд
Доставка и Оплата
Помощь/Возврат
Корзина ()
Мои желания ()
История
Промокоды
Ваши заказы
+7 707 857-29-98
+7(7172) 65-23-70
10:00-18:00 пн-пт
shop@logobook.kz
Российская литература
Поиск книг
Найти
Зарубежные издательства
Российские издательства
Авторы
|
Каталог книг
|
Издательства
|
Новинки
|
Учебная литература
|
Акции
|
Бестселлеры
|
|
Войти
Регистрация
Забыли?
A Primer on Hardware Prefetching, Babak Falsafi, Thomas F. Wenisch
Варианты приобретения
Цена:
31410.00T
Кол-во:
о цене
Наличие:
Невозможна поставка.
в Мои желания
Автор:
Babak Falsafi, Thomas F. Wenisch
Название:
A Primer on Hardware Prefetching
ISBN:
9781608459520
Издательство:
Mare Nostrum (Eurospan)
Классификация:
Теория вычислительных машин и систем, кибернетика
Анализ и синтез систем
ISBN-10: 1608459527
Обложка/Формат: Paperback
Страницы: 67
Вес: 0.15 кг.
Дата издания: 30.05.2014
Серия: Synthesis lectures on computer architecture
Язык: English
Иллюстрации: Black & white illustrations
Размер: 191 x 235 x 7
Читательская аудитория: General (us: trade)
Ключевые слова: Computer science
Рейтинг:
Поставляется из: Англии
Описание: Since the 1970s, microprocessor-based digital platforms have been riding Moores law, allowing for doubling of density for the same area roughly every two years. However, whereas microprocessor fabrication has focused on increasing instruction execution rate, memory fabrication technologies have focused primarily on an increase in capacity with negligible increase in speed. This divergent trend in performance between the processors and memory has led to a phenomenon referred to as the Memory Wall. To overcome the memory wall, designers have resorted to a hierarchy of cache memory levels, which rely on the principal of memory access locality to reduce the observed memory access time and the performance gap between processors and memory. Unfortunately, important workload classes exhibit adverse memory access patterns that baffle the simple policies built into modern cache hierarchies to move instructions and data across cache levels. As such, processors often spend much time idling upon a demand fetch of memory blocks that miss in higher cache levels. Prefetching--predicting future memory accesses and issuing requests for the corresponding memory blocks in advance of explicit accesses--is an effective approach to hide memory access latency. There have been a myriad of proposed prefetching techniques, and nearly every modern processor includes some hardware prefetching mechanisms targeting simple and regular memory access patterns. This primer offers an overview of the various classes of hardware prefetchers for instructions and data proposed in the research literature, and presents examples of techniques incorporated into modern microprocessors.
Казахстан, 010000 г. Астана, проспект Туран 43/5, НП2 (офис 2)
ТОО "Логобук" Тел:+7 707 857-29-98 ,+7(7172) 65-23-70 www.logobook.kz
Заказ по телефону/email
Помощь
Возврат товара
Есть вопрос?
Российский офис
О компании
Политика конфиденциальности
В Контакте
В Контакте Мед
Мобильная версия