Контакты/Проезд  Доставка и Оплата Помощь/Возврат
История
  +7 707 857-29-98
  +7(7172) 65-23-70
  10:00-18:00 пн-пт
  shop@logobook.kz
   
    Поиск книг                        
Найти
  Зарубежные издательства Российские издательства  
Авторы | Каталог книг | Издательства | Новинки | Учебная литература | Акции | Бестселлеры | |
 

Layout Techniques in MOSFETs, Salvador Pinillos Gimenez


Варианты приобретения
Цена: 36030.00T
Кол-во:
 о цене
Наличие: Невозможна поставка.

в Мои желания

Автор: Salvador Pinillos Gimenez
Название:  Layout Techniques in MOSFETs
ISBN: 9781627054881
Издательство: Mare Nostrum (Eurospan)
Классификация:
ISBN-10: 162705488X
Обложка/Формат: Paperback
Страницы: 81
Вес: 0.16 кг.
Дата издания: 30.03.2016
Серия: Synthesis lectures on emerging engineering technologies
Язык: English
Размер: 235 x 191 x 4
Читательская аудитория: General (us: trade)
Ключевые слова: Transistors
Рейтинг:
Поставляется из: Англии
Описание: Describes in detail the different layout techniques for boosting the electrical performance and the ionizing radiation tolerance of planar Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs) without adding any costs to the current planar Complementary MOS (CMOS) integrated circuits (ICs) manufacturing processes.

Low Substrate Temperature Modeling Outlook of Scaled n-MOSFET

Автор: Nabil Shovon Ashraf
Название: Low Substrate Temperature Modeling Outlook of Scaled n-MOSFET
ISBN: 1681733870 ISBN-13(EAN): 9781681733876
Издательство: Mare Nostrum (Eurospan)
Рейтинг:
Цена: 61910.00 T
Наличие на складе: Невозможна поставка.
Описание: Low substrate/lattice temperature (< 300 K) operation of $n$-MOSFET has been effectively studied by device research and integration professionals in CMOS logic and analog products from the early 1970s. The author of this book previously composed an e-book in this area where he and his co-authors performed original simulation and modeling work on MOSFET threshold voltage and demonstrated that through efficient manipulation of threshold voltage values at lower substrate temperatures, superior degrees of reduction of subthreshold and off-state leakage current can be implemented in high-density logic and microprocessor chips fabricated in a silicon die. In this book, the author explores other device parameters such as channel inversion carrier mobility and its characteristic evolution as temperature on the die varies from 100‒300 K. Channel mobility affects both on-state drain current and subthreshold drain current and both drain current behaviors at lower temperatures have been modeled accurately and simulated for a 1 $u$ m channel length $n$-MOSFET. In addition, subthreshold slope which is an indicator of how speedily the device drain current can be switched between near off current and maximum drain current is an important device attribute to model at lower operating substrate temperatures. This book is the first to illustrate the fact that a single subthreshold slope value which is generally reported in textbook plots and research articles, is erroneous and at lower gate voltage below inversion, subthreshold slope value exhibits a variation tendency on applied gate voltage below threshold, i.e., varying depletion layer and vertical field induced surface band bending variations at the MOSFET channel surface. The author also will critically review the state-of-the art effectiveness of certain device architectures presently prevalent in the semiconductor industry below 45 nm node from the perspectives of device physical analysis at lower substrate temperature operating conditions. The book concludes with an emphasis on modeling simulations, inviting the device professionals to meet the performance bottlenecks emanating from inceptives present at these lower temperatures of operation of today's 10 nm device architectures.

Low Substrate Temperature Modeling Outlook of Scaled n-MOSFET

Автор: Nabil Shovon Ashraf
Название: Low Substrate Temperature Modeling Outlook of Scaled n-MOSFET
ISBN: 1681733854 ISBN-13(EAN): 9781681733852
Издательство: Mare Nostrum (Eurospan)
Рейтинг:
Цена: 41580.00 T
Наличие на складе: Невозможна поставка.
Описание: Low substrate/lattice temperature (< 300 K) operation of $n$-MOSFET has been effectively studied by device research and integration professionals in CMOS logic and analog products from the early 1970s. The author of this book previously composed an e-book in this area where he and his co-authors performed original simulation and modeling work on MOSFET threshold voltage and demonstrated that through efficient manipulation of threshold voltage values at lower substrate temperatures, superior degrees of reduction of subthreshold and off-state leakage current can be implemented in high-density logic and microprocessor chips fabricated in a silicon die. In this book, the author explores other device parameters such as channel inversion carrier mobility and its characteristic evolution as temperature on the die varies from 100‒300 K. Channel mobility affects both on-state drain current and subthreshold drain current and both drain current behaviors at lower temperatures have been modeled accurately and simulated for a 1 $u$ m channel length $n$-MOSFET. In addition, subthreshold slope which is an indicator of how speedily the device drain current can be switched between near off current and maximum drain current is an important device attribute to model at lower operating substrate temperatures. This book is the first to illustrate the fact that a single subthreshold slope value which is generally reported in textbook plots and research articles, is erroneous and at lower gate voltage below inversion, subthreshold slope value exhibits a variation tendency on applied gate voltage below threshold, i.e., varying depletion layer and vertical field induced surface band bending variations at the MOSFET channel surface. The author also will critically review the state-of-the art effectiveness of certain device architectures presently prevalent in the semiconductor industry below 45 nm node from the perspectives of device physical analysis at lower substrate temperature operating conditions. The book concludes with an emphasis on modeling simulations, inviting the device professionals to meet the performance bottlenecks emanating from inceptives present at these lower temperatures of operation of today's 10 nm device architectures.


Казахстан, 010000 г. Астана, проспект Туран 43/5, НП2 (офис 2)
ТОО "Логобук" Тел:+7 707 857-29-98 ,+7(7172) 65-23-70 www.logobook.kz
Kaspi QR
   В Контакте     В Контакте Мед  Мобильная версия