Контакты/Проезд  Доставка и Оплата Помощь/Возврат
История
  +7 707 857-29-98
  +7(7172) 65-23-70
  10:00-18:00 пн-пт
  shop@logobook.kz
   
    Поиск книг                        
Найти
  Зарубежные издательства Российские издательства  
Авторы | Каталог книг | Издательства | Новинки | Учебная литература | Акции | Бестселлеры | |
 

Safety Instrumented System Design: Techniques and Design Verification, Iwan van Beurden, William M. Goble


Варианты приобретения
Цена: 117350.00T
Кол-во:
 о цене
Наличие: Невозможна поставка.

в Мои желания

Автор: Iwan van Beurden, William M. Goble
Название:  Safety Instrumented System Design: Techniques and Design Verification
ISBN: 9781945541438
Издательство: Mare Nostrum (Eurospan)
Классификация:


ISBN-10: 1945541431
Обложка/Формат: Paperback
Страницы: 430
Вес: 0.95 кг.
Дата издания: 30.01.2018
Серия: Engineering
Язык: English
Размер: 182 x 256 x 29
Читательская аудитория: Professional and scholarly
Ключевые слова: Automatic control engineering
Подзаголовок: Techniques and design verification
Рейтинг:
Поставляется из: Англии
Описание: This book provides an excellent description of the design phase of the SIS safety life cycle as defined in IEC 61511:2016. It focuses on the fundamental concepts, starting with a description of the entire safety life cycle process and then explaining how the design steps—from conceptual design through design verification—fit into that process. The book:Explains the advantages of the performance-based approach to designDiscusses minimum redundancy conceptsAddresses equipment qualificationProvides the theoretical background for the probabilistic calculations that are the foundation of performance verificationCovers recent advances in SIF verification modelingProvides numerous examples to explain potentially confusing language from IEC 61511 and IEC 61508This is an excellent reference for professionals designing safety instrumented systems, as well as those who are seeking certification. Each chapter contains questions and answers similar to those found on professional certification exams for functional safety, and the appendices include statistics, probability, failure-rate data tables, and system architectures.

Verification Techniques for System-Level Design,

Автор: Masahiro Fujita
Название: Verification Techniques for System-Level Design,
ISBN: 0123706165 ISBN-13(EAN): 9780123706164
Издательство: Elsevier Science
Рейтинг:
Цена: 69610.00 T
Наличие на складе: Поставка под заказ.
Описание: Explains how to verify SoC logic designs using `formal` and `semi-formal` verification techniques. This book covers various aspects of high-level formal and semi-formal verification techniques for system level designs.

Electronics System Design Techniques for Safety Critical Applications

Автор: Luca Sterpone
Название: Electronics System Design Techniques for Safety Critical Applications
ISBN: 1402089783 ISBN-13(EAN): 9781402089787
Издательство: Springer
Рейтинг:
Цена: 121890.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: Addresses the development of techniques for the evaluation and the hardening of designs implemented on SRAM-based Field Programmable Gate Arrays. This title presents a design methodology solving industrial designer`s needs for implementing electronic systems using SRAM-based FPGAs in critical environments, like the space or avionic ones.

Electronics System Design Techniques for Safety Critical Applications

Автор: Luca Sterpone
Название: Electronics System Design Techniques for Safety Critical Applications
ISBN: 9048180414 ISBN-13(EAN): 9789048180417
Издательство: Springer
Рейтинг:
Цена: 104480.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: Electronic systems are increasingly used in safety applications such as anti-lock brakes and biomedical supports in human care. This book offers a new series of algorithms and techniques to be used for the design and evaluation of these systems.

Control System Design based on Exact Model Matching Techniques

Автор: Kunihiko Ichikawa
Название: Control System Design based on Exact Model Matching Techniques
ISBN: 3540157727 ISBN-13(EAN): 9783540157724
Издательство: Springer
Рейтинг:
Цена: 95770.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.

Design and Verification of Microprocessor Systems for High-Assurance Applications

Автор: David S. Hardin
Название: Design and Verification of Microprocessor Systems for High-Assurance Applications
ISBN: 1489984593 ISBN-13(EAN): 9781489984593
Издательство: Springer
Рейтинг:
Цена: 156720.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: This text examines several leading-edge design and verification technologies that have been successfully applied to microprocessor systems for high-assurance applications at various levels. It includes many practical case studies.

Design and Verification of Microprocessor Systems for High-Assurance Applications

Автор: David S. Hardin
Название: Design and Verification of Microprocessor Systems for High-Assurance Applications
ISBN: 1441915389 ISBN-13(EAN): 9781441915382
Издательство: Springer
Рейтинг:
Цена: 174150.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: This text examines several leading-edge design and verification technologies that have been successfully applied to microprocessor systems for high-assurance applications at various levels. It includes many practical case studies.

Low-Power Design and Power-Aware Verification

Автор: Progyna Khondkar
Название: Low-Power Design and Power-Aware Verification
ISBN: 3319666185 ISBN-13(EAN): 9783319666181
Издательство: Springer
Рейтинг:
Цена: 121110.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base.LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination.The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the register transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers. 

ASIC/SoC Functional Design Verification

Автор: Ashok B. Mehta
Название: ASIC/SoC Functional Design Verification
ISBN: 3319594176 ISBN-13(EAN): 9783319594170
Издательство: Springer
Рейтинг:
Цена: 121110.00 T
Наличие на складе: Есть у поставщика Поставка под заказ.
Описание: This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.



Казахстан, 010000 г. Астана, проспект Туран 43/5, НП2 (офис 2)
ТОО "Логобук" Тел:+7 707 857-29-98 ,+7(7172) 65-23-70 www.logobook.kz
Kaspi QR
   В Контакте     В Контакте Мед  Мобильная версия