Logic Design and Verification Using Systemverilog (Revised) 9781523364022

Варианты приобретения

Цена: 80410.00T
Кол-во:
Наличие: Поставка под заказ. Есть в наличии на складе поставщика.
Склад Америка: 112 шт.
При оформлении заказа до: 2025-07-23
Ориентировочная дата поставки: конец Сентября - начало Октября
При условии наличия книги у поставщика.

Добавить в корзину

в Мои желания

Автор: Thomas Donald
Название: Logic Design and Verification Using Systemverilog (Revised)
ISBN: 9781523364022
Издательство: Createspace Independent Publishing Platform
Классификация: ISBN-10: 1523364025
Обложка/Формат: Paperback
Страницы: 336
Вес: 0.60 кг.
Дата издания: 01.03.2016
Язык: English
Размер: 246 x 189 x 18
Поставляется из: США
Описание: SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: -students currently in an introductory logic design course that also teaches SystemVerilog, -designers who want to update their skills from Verilog or VHDL, and -students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design - these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the books topics.The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning.Solutions to problems at the end of chapters, and text copies of the SystemVerilog examples are available from the author as described in the Preface.

Logic Design and Verification Using Systemverilog (Revised), Thomas Donald